Signature of Person Mailing Correspondence


Chris Pellechi

Typed or Printed Name of Person Mailing Correspondence

CC:

			/===	
CERTIFICATE OF MAILING BY FIRST	CI,ASS MAI	L (37 CFR 1.8) 🗍		Docket No.
Applicant(s): Voorakara ap gral		P 6079.11005		
Serial No. Pring Date 18, 2001		Examiner		Group Art Unit 2858
Invention: METHORAND APPARATUS FOR LO	OW COST SIG	NATURE TESTING	FOR A	NALOG AND RF
				BEOEN/CB*
				HECEIVED
				JUL 1 5 2002
			Te	Ochnology o
			•••	Chnology Center 2100
I hereby certify that this Information Disclosure	Citatian w/ re	forances transmittal	lte	
I hereby certify that this Information Disclosure		v type of correspondence)		
is being deposited with the United States Post	al Service as f	irst class mail in an	envelo	ppe addressed to: The
Assistant Commissioner for Patents, Washingto	n, D.C. 20231		18, 200	02
		(D	ate)	
		Chuic Be	Doob!	
	(Typea	Chris Pe		Correspondence)
	(-51	(500	Oor (
		(Signature of Person Maili	na Corre	osnandanca)
		(Signature of Person Muni	ng Corre	sponuence
Note: Each paper	must have its owi	certificate of mailing.		
				긂
•				CH.
•				ê <u>a</u> 20
				RECEIVED APR 25 2002 OLOGY CENTER
				VE 20
				.D
				RECEIVED APR 25 2002 TECHNOLOGY CENTER 2800

				Docket Number (Optional) Application Number					
INFORMATION DISCLOSURE CITATION				P 6079:11005. 09/837,887 Applicant(s) Voorakaranam et al.					
(APR	(Use separal sheets if necessal 2 4 2002	ry) ·		Filing Date		Group Art Unit		
P		· /2 /		10	April 18, 2001			2858	
4	Wa n	PADEMARKO		U.S. PAT	ENT DOCUMENTS			_	
*EXAMINER INITIAL	REF				NAME CLASS		SUBCLASS	FILING DATE IF APPROPRIATE	
		6,114,858	9/5/00	Kasten					
							REC	EIVE)
							JUL	5 2002	
							Technology	Center 21	00
						_			
							TEC		
							TECHNOLOGY		
							067	EC	
							CENTER	X	
							102 1ER 2	D	:
							2800		
				FOREIG	N PATENT DOCUMENTS				
	REF	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	Transla YES	NO NO
	_								
					· ·				
							Date, Pertinent Pa	a second	
		S. J. Tsai, "Test Vector	Generation for L	inear Ana	log Devices," International	Test Confe	rence (1991) 592	2-597	
	i								
		W. Lindermeir, H.E. Gr on Computer-Aided Des	raeb & K.J. Antr sign'' (1995) 604-	eich, "Des 611	ign of Robust Test Criteria	in Analog T	esting," Intern	ational Con	ference
EXAMINE	R				DATE CONSIDERED				
EXAMINE not conside	R: Initi red. In	al if citation considered, whether clude copy of this form with next	or not citation is in	conformar applicant.	Lee with MPEP Section 609; D	raw line thro	ugh citation if no	t in conforma	nce and



Attorney Docket

Serial No.

P 6079.11005

09/837,887

Voorakaranam et al. et al.

Filing

RECEIVED Group

2858

April 18, 2001

JUL 1 5 2002

Technology Center 2100

(Including Author, Title, Date, Pertinent Pages, Etc.) R Voorskaranam & A Chatteriee "Test Generation for Accurate Prediction of Analog Specifications."

R. Voorakaranam & A. Chatterjee, "Test Generation for Accurate Prediction of Analog Specifications," IEEE VLSI Test Symposium (2000) 137-142
J.H. Friedman, "Multivariate Adaptive Regression Splines," The Annals of Statistics, Vol. 19, No. 1, 1-141
P.A. Variyam and A. Chatterjee, "Specification-Driven Test Design for Analog Circuits," International Symposium on Defect and Fault Tolerance in VLSI Systems (1998) 335-340
T. Wilson, "Test Challenges for Next-Generation RF Devices," EE Evaluation Engineering, Vol. 39, No. 11 (2000) 31-37
D.A. Coley, An Introduction to Genetic Algorithms for Scientists and Engineers, World Scinetific (1996) 1-
Cadence SpectreRF Simulator User Guide (December 1999)
Cadence OCEAN Reference Guide (December 1999)
RF Micro-Devices, Low Noise Amplifier/Mixer (March 2001)
S. Cherubal & A. Chatterjee, "Parametric Fault Diagnosis for Analog Systems Using Functional Mapping," Proceedings, Design, Automation and Test in Europe (1999) 195-200
P.N. Variyam & A. Chatterjee, "Enhancing Test Effectiveness for Analog Circuits Using Synthesized Measurements," VLSI Test Symposium (1998) 132-137
A. Walker, W. Alexander & P.K. Lala, "Fault Diagnosis in Analog Circuits Using Element Modulation," IEEE Design and Test of Computers (March 1992) 19-29
H. Walker & S.W. Director, "VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits," IEEE Transactions on Computer-Aided Design (October 1986) 541-556
N.Nagi, A. Chatterjee, A. Balivada & J.A. Abraham, "Fault-Based Automatic Test Generation for Linear Analogy Devices," Proceedings, International Conference on Computer-Aided Design (1993) 88-91
M. Salamani & B. Kaminska, "Multifrequency Analysis of Faults in Analog Circuits," IEEE Design and Test of Computers (1995) 70-80
B. Hamida, K. Saab, D. Marche, B. Kaminska & G. Qusnel, "LIMSoft: Automated Tool for Design and Test Integration of Analog Circuits," International Test Conference (1996) 571-580
H.H. Zheng, A. Balivada & J.A. Abraham, "A Novel Test Generation Approach for Parametric Faults in Linear Analog Circuits," VLSI Test Symposium (1996) 470-475
 The state of the s

Examiner

Date Considered

RECEIVED

APR 25 2002 of the content and the c

·	
50,73	A. Balivada, J. Chen & J.A. Abraham, "A Novel Test Generation Approach for Parametric Faults in Linear Analog Circuits," VLSI Test Symposium (1996) 470-475
2002 H	A. Abderrahman, E. Cerny & B. Kaminska, "CLP-Based Multifrequency Test Genearion for Analog Circuits," VLSI Test Symposium (1997) 158-165
DEMOS 33	G. Devarayanadurg & M. Soma, "Dynamic Test Signal Design for Analog ICs," Proceedings, International Conference on Computer-Aided Design (1995) 627-629
	Proceedings, VLSi Test Symposium (1997) 290-301
	J.B. Brockman & S.W. Director, "Predictive Subset Testing: Optimizing IC Parametric Performance Center Testing for Quality, Cost and Yield," IEEE Transactions on Seminconductor Manufacturing, Vol. 2 (1989) 104-113
	W. Maly & Z. Pizlo, "Tolerance Assignment for IC Selection Tests," IEEE Transactions on Computer-Aided Design (April 1985) 156-162
	T.M. Souders & G.N. Stenbakken, "Cutting the High Cost of Testing," IEEE Spectrum (March 1991) 48-51
	S.D. Huss & R.S. Gyurcsik, "Optimal Ordering of Analog IC Tests to Minimize Time," Proceedings, Design Automation Conference (1991) 494-499
	L. Milor & A.L. Sangiovanni-Vincentelli, "Minimizing Production Test Time to Detect Faults in Analog Circuits," IEEE Transactions on Computer-Aided Design, Vol. 13 (1994) 796-813
	M.J. Marlett & J.A. Abraham, "DC-IATP: An Iterative Analog Circuit Test Generation Program for Generating DC Single Pattern Tests," Proceedings, IEEE International Test Conference (1988) 839-845
	G. Devarayanadurg & M. Soma, "Analytic Fault Modeling and Static Test Generation for Analog ICs," International Conference for Compputer-Aided Design (1994) 44-47
	W.M. Lindermeir, H.E. Graeb & K.J. Antreich, "Design Based Analog Testing by Characteristic Observation Inference," International Conference for Computer-Aided Design (1995) 620-626
	C.Y. Pan & K.T. Cheng, "Implicit Functional Testing for Analog Circuits," VLSI Test Symposium (196) 489-494
	P.N. Variyam & A. Chatterjee, "Test Generation for Comprehensive Testing of Linear Analog Circuits Using Transient Response Sampling," International Conference on Computer-Aided Design (1997) 382-385
	K.J. Antreich, H.E. Graeb & C.U. Wieser, "Circuit Analysis and Optimization Driven by Worst Case Distances," IEEE Transaction on CAD, Vol. 13 (1994) 57-71
	D.G. Saab, Y.G. Saab & J.A. Abraham, "CRIS: A Test Cultivation Program for Sequential VLSI Circuits," Proceedings: International Conference on Computer-Aided Design (1992) 216-219
	G. Devarayanadurg, P. Goteti & M. Soma, "Hierarchy Based Statistical Fault Simulation of Mixed-Signal ICs," International Test Conference (1996) 521-527
	A. Basilevsky, "Statistical Factor Analysis and Related Methods, Theory and Applications," Wiley Series in Probability and Mathematics (1994)

Examiner

Date Considered

RECEIVED

APR 25 2002

TECHNOLOGY CENTER 28065

Page

_				
0	PE	School	I.T. Joliffe, "Discarding Variables in a Principle Component Analysis, I. Artificial Data," Applied Sta Vol. 22 (1973) 21-31	atistics,
APR	- ', -	02 35 35	L. Milor & A.L. Sangiovanni-Vincentelli, "Optimal Test Set Design for Analog Circuits," Internation Conference on Computer-Aided Design (1990) 294-297	nal
TIENT & T	RADEM	Rit	A.V. Gomes & A. Chatterjee, "Minimal Length Diagnostic Tests for Analog Circuits Using Test Hist Design, Automation and Test in Europe (1999) 189-194	
			MATLAB Optimization Toolbox User's Guide	IVED

	Data Causidanad	JUL 1 5 2002		
	Examiner	Date Considered	Technology Center	2100

Page 4 of 4

RECEIVED

APR 25 2002

TECHNOLOGY CENTER 2800